Maker.io main logo

Projects

PROJECT
578

FPGA order book

By Mustahsin Zarif

Learn how to implement a bid/ask order book on an FPGA using SystemVerilog arrays to maintain best-bid and best-ask values.

PROJECT
155

Eye in the dark

By Mustahsin Zarif

Build a “Big Brother eye” that awakens in darkness using LDR sensing and Arduino code driving a GC9A01 LCD.

PROJECT
747

Digital Oscilloscope

By Mustahsin Zarif

Create a DIY simple oscilloscope using Arduino Mega, an LCD, and push buttons to measure voltage, frequency, and more.

Tutorials See All

TUTORIAL
74

Sizing of a Common Source Amplifier Circuit Using gm/Id Methodology

By Mustahsin Zarif

In this post, we size and simulate a common-source amplifier circuit in the Cadence Virtuoso tool using the gm/Id methodology and the open-source SKY130 PDK.

TUTORIAL
196

SPI Controller Peimplementation in SystemVerilog

By Mustahsin Zarif

Previously, we looked at the peripheral side implementation of the Serial Peripheral Interface (SPI) protocol in SystemVerilog. Now, let’s take a closer look at designing the controller in SystemVerilog.

TUTORIAL
624

FIFO design in SystemVerilog

By Mustahsin Zarif

Learn how to build a circular FIFO in SystemVerilog with read/write control and pointer logic.

TUTORIAL
886

Ring Oscillator Design and Characterization In Cadence Virtuoso

By Mustahsin Zarif

Explore how inverter sizing affects propagation delay and oscillation frequency in a ring oscillator.

TUTORIAL
182

ITCH Parser Design in SystemVerilog

By Mustahsin Zarif

Learn how to design and simulate an ITCH protocol parser in SystemVerilog for FPGAs. Explore the intersection of FPGA design and finance.

TUTORIAL
1,496

SPI Peripheral Design in SystemVerilog

By Mustahsin Zarif

Learn how to design and simulate a SPI peripheral module in SystemVerilog using Quartus and Modelsim.